This course introduces methods for using high level hardware description language such as VHDL and/or Verilog for the design of digital architecture. Topics include top-down design approaches, virtual prototyping, design abstractions, hardware modeling techniques, algorithmic and register level design, synthesis methods, and application decomposition issues. Final design project is required.
|•||03:00 PM - 04:15 PM||•||03:00 PM - 04:15 PM||•||•|
Anothony W. Dean • Ph: 757-683-7121 • firstname.lastname@example.org